{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T05:23:13Z","timestamp":1740374593398,"version":"3.37.3"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5541012","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T15:51:40Z","timestamp":1281455500000},"page":"159-166","source":"Crossref","is-referenced-by-count":1,"title":["Dual-purpose custom instruction identification algorithm based on Particle Swarm Optimization"],"prefix":"10.1109","author":[{"given":"Mehdi","family":"Kamal","sequence":"first","affiliation":[]},{"given":"Neda Kazemian","family":"Amiri","sequence":"additional","affiliation":[]},{"given":"Arezoo","family":"Kamran","sequence":"additional","affiliation":[]},{"given":"Seyyed Alireza","family":"Hoseini","sequence":"additional","affiliation":[]},{"given":"Masoud","family":"Dehyadegari","sequence":"additional","affiliation":[]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/1086297.1086300","article-title":"Exploiting pipelining to relax registerfile port constraints of instruction-set extensions","author":"pozzi","year":"2005","journal-title":"CASES"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289905"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629402"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2004.11.003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.55"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410608"},{"key":"ref17","article-title":"Synthesis of application specific instructions for embedded DSP software","volume":"48","author":"choi","year":"1999","journal-title":"IEEE Trans Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307504"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822133"},{"year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008010602067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"journal-title":"Omitted for Blind Review","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.890582"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775897","article-title":"Automatic application specific instruction-set extensions under micro architectural constraints","author":"atasu","year":"2003","journal-title":"40th DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.156"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref21","article-title":"HW\/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform","author":"baleani","year":"2002","journal-title":"Proc Int Workshop Hardware\/Software Codesign"},{"key":"ref24","article-title":"Memory Operation Inclusive InstrucitonSet Extensions and Data Path Generation","author":"lee","year":"0","journal-title":"ASAP"},{"journal-title":"Omitted for Blind Review","year":"0","key":"ref23"},{"year":"0","key":"ref26"},{"year":"0","key":"ref25"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05541012.pdf?arnumber=5541012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,24]],"date-time":"2025-02-24T02:10:39Z","timestamp":1740363039000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5541012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5541012","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}