{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:46:26Z","timestamp":1725785186437},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5541015","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T15:51:40Z","timestamp":1281455500000},"page":"151-158","source":"Crossref","is-referenced-by-count":3,"title":["A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures"],"prefix":"10.1109","author":[{"given":"Guillermo","family":"Paya-Vaya","sequence":"first","affiliation":[]},{"given":"Javier","family":"Martin-Langerwerf","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Pirsch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000243"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134675"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"ref13","article-title":"Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics","author":"hu","year":"2000","journal-title":"Proc Workshop Complexity Effective Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285732"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0355-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/356819.356822"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0799-4"},{"key":"ref18","first-page":"375","article-title":"Register Organization for Media Processing","author":"rixner","year":"2000","journal-title":"Sixth International Symposium on High-Performance Computer Architecture (HPCA6)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907066"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.127"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71270-1_19"},{"article-title":"Computer Architecture: A Quantitative Approach","year":"2006","author":"hennessy","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286980"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328198"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05541015.pdf?arnumber=5541015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T06:03:57Z","timestamp":1489903437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5541015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5541015","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}