{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:19:25Z","timestamp":1729628365718,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/asap.2011.6043262","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:54:06Z","timestamp":1318539246000},"page":"141-148","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting structural redundancy of SIMD accelerators for their built-in self-testing\/diagnosis and reconfiguration"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Strano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnaud","family":"Grasset","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Yehia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763109"},{"year":"2009","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref12","article-title":"Fault Tolerance for Cortex-M3","author":"halfhill","year":"2008","journal-title":"Microprocessor Report"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: a many-core x86 architecture for visual computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM Trans Graph"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771786"},{"key":"ref17","first-page":"1","article-title":"Testing of ultrasparc t1 microprocessor and its challenges","author":"tan","year":"0","journal-title":"Proc ITC"},{"key":"ref18","first-page":"383","article-title":"In-vehicle vision processors for driver assistance systems","author":"kyo","year":"0","journal-title":"In Proc ASP-DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909328"},{"key":"ref28","article-title":"Self-checking and fault tolerant Digital Design","author":"lala","year":"2001","journal-title":"MK Publishers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"ref27","first-page":"812","article-title":"VICIS: A Reliable Network for Unreliable Silicon","author":"bertacco","year":"0","journal-title":"DAC 2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555773"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944871"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.1996.495891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456959"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.848475"},{"key":"ref9","first-page":"113","article-title":"N-version programming: A fault-tolerance approach to reliability of software operation","author":"chen","year":"1995","journal-title":"Proc of FTCS-25 - ‘Highlights from Twenty-Five Years'"},{"year":"2004","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909331"},{"key":"ref22","article-title":"Testing ASICs with Multiple Identical Cores","author":"wu","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011112"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.980050"},{"journal-title":"Proc ITC","article-title":"A Scalable Test Strategy for Network-on-Chip Routers","year":"0","key":"ref23"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1145\/277044.277234","article-title":"System-chip test strategies","author":"zorian","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref25","article-title":"A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores","author":"tehranipour","year":"2003","journal-title":"Journal of Electronic Testing"}],"event":{"name":"2011 IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2011,9,11]]},"location":"Santa Monica, CA, USA","end":{"date-parts":[[2011,9,14]]}},"container-title":["ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033675\/6043218\/06043262.pdf?arnumber=6043262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T07:55:26Z","timestamp":1497945326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/asap.2011.6043262","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}