{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:43:33Z","timestamp":1729629813852,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/asap.2011.6043272","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:54:06Z","timestamp":1318539246000},"page":"219-222","source":"Crossref","is-referenced-by-count":2,"title":["An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips"],"prefix":"10.1109","author":[{"given":"Abelardo","family":"Jara-Berrocal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275742"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/s11265-006-0017-6","article-title":"The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer","volume":"47","author":"majer","year":"2007","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380805"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150389"},{"journal-title":"Practical FPGA Programming","year":"2005","author":"pellerin","key":"ref14"},{"journal-title":"EDK Concepts Tools and Techniques","year":"0","key":"ref15"},{"journal-title":"Partial Reconfiguration User Guide UG702 v12 3","year":"0","key":"ref16"},{"journal-title":"YAML Yet Another Markup Language","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090676"},{"key":"ref3","article-title":"High-level specification of runtime reconfigurable designs","author":"craven","year":"2007","journal-title":"ERSA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.61"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/357980.358021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456934"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090669"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6100-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630009"},{"key":"ref9","article-title":"ReCoBus-Builder - A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS","author":"koch","year":"2008","journal-title":"FPL"}],"event":{"name":"2011 IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2011,9,11]]},"location":"Santa Monica, CA, USA","end":{"date-parts":[[2011,9,14]]}},"container-title":["ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033675\/6043218\/06043272.pdf?arnumber=6043272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T07:55:26Z","timestamp":1497945326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asap.2011.6043272","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}