{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:08:07Z","timestamp":1729613287343,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567544","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"10-17","source":"Crossref","is-referenced-by-count":7,"title":["Loop program mapping and compact code generation for programmable hardware accelerators"],"prefix":"10.1109","author":[{"given":"Srinivas","family":"Boppu","sequence":"first","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"An Infrastructure for Research in Backend Compilation and Architecture Exploration","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"15","first-page":"158","article-title":"Code generation schema for modulo scheduled loops","author":"ramakrishna rau","year":"1992","journal-title":"Proceedings of the 25th Annual International Symposium on Microarchitecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/262004.262005"},{"key":"13","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1007935215591","article-title":"Scheduling of partitioned regular algorithms on processor arrays with constrained resources","volume":"17","author":"teich","year":"1997","journal-title":"Journal of VLSI Signal Processing"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1988","author":"aho","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342455"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4337-4"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950167"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270293"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.172"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BF02311229"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"5","first-page":"1581","article-title":"Polyhedron model","author":"feautrier","year":"2011","journal-title":"Encyclopedia of Parallel Computing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780758"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/315253.314419"},{"key":"8","first-page":"140","article-title":"Very long instruction work architecture and the ELI-512","author":"fisher joseph","year":"1983","journal-title":"Conference Proceedings - Annual Symposium on Computer Architecture"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567544.pdf?arnumber=6567544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T17:14:23Z","timestamp":1498065263000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567544","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}