{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:25:13Z","timestamp":1725686713029},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567554","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"79-82","source":"Crossref","is-referenced-by-count":9,"title":["Design space exploration for reliable mm-wave wireless NoC architectures"],"prefix":"10.1109","author":[{"given":"Paul","family":"Wettin","sequence":"first","affiliation":[]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[]},{"given":"Deukhyoun","family":"Heo","sequence":"additional","affiliation":[]},{"given":"Benjamin","family":"Belzer","sequence":"additional","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.997846"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"7","first-page":"1184","article-title":"Routing in bidirectional k-ary n-cube switch the red rover algorithm","author":"draper","year":"1997","journal-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206822"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2013.156","article-title":"Energy-efficient multicore chip design through crosslayer approach","author":"wettin","year":"2013","journal-title":"Proc IEEE Design Automation and Test in Europe (DATE"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"8","first-page":"88","article-title":"A deadlock-free routing scheme for interconnection networks with irregular topology","author":"chi","year":"0","journal-title":"Proc ICPADS"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567554.pdf?arnumber=6567554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,20]],"date-time":"2019-07-20T06:39:32Z","timestamp":1563604772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567554","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}