{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:17:37Z","timestamp":1729664257813,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567566","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"133-141","source":"Crossref","is-referenced-by-count":2,"title":["3D stacked wide-operand adders: A case study"],"prefix":"10.1109","author":[{"given":"George R.","family":"Voicu","sequence":"first","affiliation":[]},{"given":"Mihai","family":"Lefter","sequence":"additional","affiliation":[]},{"given":"Marius","family":"Enachescu","sequence":"additional","affiliation":[]},{"given":"Sorin D.","family":"Cotofana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"1","article-title":"TSV process optimization for reduced device impact on 28nm CMOS","volume":"8","author":"yu","year":"2011","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911853"},{"journal-title":"Cadence Design Systems","year":"2011","key":"14"},{"journal-title":"ITRS-interconnect","year":"2011","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292373"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1201\/9781420010756","author":"katz","year":"2007","journal-title":"Introduction to Modern Cryptography Principles and Protocols"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306565"},{"key":"7","first-page":"1713","article-title":"Effect of wire delay on the design of prefix adders in deep-submicron technology","volume":"2","author":"huang","year":"2000","journal-title":"Conference Record of the Asilomar Conference on Signals Systems and Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"journal-title":"Computer Arithmetic","year":"2009","author":"parhami","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693742"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.41"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567566.pdf?arnumber=6567566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,20]],"date-time":"2019-07-20T06:39:01Z","timestamp":1563604741000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567566","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}