{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:26:27Z","timestamp":1725567987796},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567570","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"160-167","source":"Crossref","is-referenced-by-count":9,"title":["A practical measure of FPGA floating point acceleration for High Performance Computing"],"prefix":"10.1109","author":[{"given":"John D.","family":"Cappello","sequence":"first","affiliation":[]},{"given":"Dave","family":"Strenski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2012.15"},{"key":"15","article-title":"Effective floating point applications on fpgas: Examples from molecular modeling","author":"sukhwani","year":"2009","journal-title":"High Performance Embedded Computing (HPEC)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161214"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681766"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.13"},{"key":"12","article-title":"A library of parameterizable floating-point cores for fpgas and their application to scientific computing","author":"govindu","year":"2005","journal-title":"Proc of International Conference on Engineering Reconfigurable Systems and Algorithms"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046204"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377624"},{"journal-title":"Latest FPGAs Show Big Gains in Floating Point Performance","year":"2012","author":"strenski","key":"1"},{"journal-title":"Virtex-7 FPGAs Data Sheet DC and Switching Characteristics DS183","year":"2011","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.32"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.84"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439258"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912038"},{"journal-title":"LogiCORE IP Floating Point Operator v5 0 DS335","year":"2011","key":"9"},{"journal-title":"DDR3 SDRAM Specification","year":"2010","key":"8"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567570.pdf?arnumber=6567570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:43:27Z","timestamp":1490219007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567570","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}