{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:46:38Z","timestamp":1730198798042,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567572","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T16:13:23Z","timestamp":1375373603000},"page":"175-184","source":"Crossref","is-referenced-by-count":14,"title":["Transforming a linear algebra core to an FFT accelerator"],"prefix":"10.1109","author":[{"given":"Ardavan","family":"Pedram","sequence":"first","affiliation":[]},{"given":"John","family":"McCalpin","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Energy-efficient floating point unit design","volume":"pp","author":"galal","year":"2010","journal-title":"IEEE Trans on Computers"},{"key":"22","first-page":"241","article-title":"Petascale computing with accelerators","author":"kistler","year":"2009","journal-title":"PPOPP 2009"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76288"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.C1100027"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.2"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.59"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.35"},{"journal-title":"Top Speed FFTs for FMA Architectures","year":"1998","author":"karner","key":"13"},{"journal-title":"BLIS A Framework for Generating Blas-like Libraries","year":"2012","author":"van zee","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.40"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.16"},{"journal-title":"Instrumenting Linear Algebra Energy Consumption Via On-chip Energy Counters","year":"2012","author":"demmel","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043234"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719277"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719291"},{"key":"10","first-page":"225","article-title":"Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs?","author":"chung","year":"2010","journal-title":"MICRO '43"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.21"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.18"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.132"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1969.1162048"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567572.pdf?arnumber=6567572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T17:43:28Z","timestamp":1490204608000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567572","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}