{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:05:22Z","timestamp":1725613522307},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567573","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T16:13:23Z","timestamp":1375373603000},"page":"185-191","source":"Crossref","is-referenced-by-count":5,"title":["Reduce, Reuse, Recycle (R<sup>3<\/sup>): A design methodology for Sparse Matrix Vector Multiplication on reconfigurable platforms"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Townsend","sequence":"first","affiliation":[]},{"given":"Joseph","family":"Zambreno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.131"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2009.223"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/103162.103163"},{"key":"16","first-page":"161","article-title":"Implementing sparse matrix-vector multiplication using CUDA based on a hybrid sparse matrix format","author":"cao","year":"2010","journal-title":"Proceedings of the IEEE International Conference on Computer Applications and System Modeling (ICCASM)"},{"journal-title":"Virtex-5 Family Overview 5th Ed","year":"2009","key":"13"},{"journal-title":"Convey Reference Manual 1st Ed","year":"2012","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.56"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.62"},{"key":"22","article-title":"Specialized sparse matrix formats and SpMV kernel tuning for GPUs","author":"monakov","year":"2012","journal-title":"GPU Technology Conference (GTC)"},{"journal-title":"Virtex-6 Family Overview 2nd Ed","year":"2012","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2008.41"},{"journal-title":"Matrix Market","year":"0","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377619"},{"key":"27","first-page":"493","article-title":"A floating-point accumulator for FPGAbased high performance computing applications","author":"sun","year":"2009","journal-title":"Proc IEEE Int Conf Field-Programmable Technol (FPT)"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161389"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881557"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946654"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s11517-009-0514-4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.60"},{"journal-title":"The PageRank Citation Ranking Bringing Order to the Web","year":"1999","author":"page","key":"1"},{"journal-title":"Efficient Sparse Matrix-Vector Multiplication on CUDA","year":"2008","author":"bell","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.332"},{"journal-title":"Optimizing the performance of sparse matrix-vector multiplication","year":"2000","author":"im","key":"5"},{"journal-title":"Intel Math Kernel Library Reference Manual 11th Ed Intel","year":"2012","key":"4"},{"journal-title":"Streaming Reduction Circuit for Sparse Matrix Vector Multiplication in FPGAs","year":"2008","author":"gerards","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046203"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567573.pdf?arnumber=6567573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:29:53Z","timestamp":1490225393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567573","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}