{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:43:28Z","timestamp":1729669408093,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567574","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T16:13:23Z","timestamp":1375373603000},"page":"192-197","source":"Crossref","is-referenced-by-count":2,"title":["Power optimization of sum-of-products design for signal processing applications"],"prefix":"10.1109","author":[{"given":"Seok Won","family":"Heo","sequence":"first","affiliation":[]},{"given":"Suk Joong","family":"Huh","sequence":"additional","affiliation":[]},{"given":"Milos D.","family":"Ercegovac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ARM System Architecture","year":"1996","author":"furber","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571851"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/92.748208"},{"journal-title":"Computer Organization and Design The Hardware\/Software Interface","year":"2005","author":"hennessey","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1117\/12.452045"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482454"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.61047"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1117\/12.452036"},{"journal-title":"High-Level Optimization Techniques for Low-Power Multiplier Design","year":"2004","author":"huang","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.51"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"year":"0","key":"20"},{"journal-title":"Digital Integrated Circuits A Design Perspective 2nd Ed","year":"2003","author":"rabaey","key":"2"},{"journal-title":"Energy Efficient Functional Unit for A Parallel Asynchronous DSP","year":"2005","author":"suntiamorntut","key":"1"},{"key":"10","first-page":"701","article-title":"Design of a high performance 32-32-bit multiplier with a novel sign select Booth encoder","volume":"2","author":"choi","year":"2001","journal-title":"Proc ISCAS"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764826"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923154"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1998","author":"culler","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009884"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567574.pdf?arnumber=6567574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T13:14:25Z","timestamp":1498050865000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567574","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}