{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:20:52Z","timestamp":1758892852497,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567579","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"227-236","source":"Crossref","is-referenced-by-count":6,"title":["Private configuration environments (PCE) for efficient reconfiguration, in CGRAs"],"prefix":"10.1109","author":[{"given":"Muhammad Adeel","family":"Tajammul","sequence":"first","affiliation":[]},{"given":"Syed. M. A. H.","family":"Jafri","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.35"},{"key":"17","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1145\/2068716.2068722","article-title":"Performance of partial reconfiguration in FPGA systems: A survey and a cost model","volume":"4","author":"papadimitriou","year":"2011","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"18","first-page":"384","article-title":"MuCCRA chips: Configurable dynamically-reconfigurable processors","author":"amano","year":"2007","journal-title":"Proc Asian Solid State Circuits Conf (ASCC)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.42"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912075"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_48"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568536"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.166"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270293"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165646"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.45"},{"key":"25","first-page":"1","article-title":"A NoC based distributed memory architecture with programmable and partitionable capabilities","author":"tajammul","year":"2010","journal-title":"NorChip"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.34"},{"key":"27","article-title":"Energy-aware CGRAs using dynamically reconfigurable isolation cells DRICs","author":"syed","year":"2013","journal-title":"Intl Symposium on Quality Electronic Design (ISQED)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500086"},{"key":"2","first-page":"47","article-title":"Dynamically programmable gate arrays: A step toward increased computational density","author":"dehon","year":"1996","journal-title":"Proc Fourth Canadian Workshop on Field-Programmable Devices (FPD)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132719"},{"journal-title":"Dynamically Reconfigurable Resource Array","year":"2012","author":"shami","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707891"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303113"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360342"},{"key":"4","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595646"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2006.300812"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567579.pdf?arnumber=6567579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T17:14:26Z","timestamp":1498065266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567579","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}