{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:41:35Z","timestamp":1761648095316,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567588","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T16:13:23Z","timestamp":1375373603000},"page":"269-272","source":"Crossref","is-referenced-by-count":15,"title":["FPGA and ASIC square root designs for high performance and power efficiency"],"prefix":"10.1109","author":[{"given":"Shashank","family":"Suresh","sequence":"first","affiliation":[]},{"given":"Spiridon F.","family":"Beldianu","sequence":"additional","affiliation":[]},{"given":"Sotirios G.","family":"Ziavras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2011.64"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.05.004"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.57"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijepes.2006.10.006"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270275"},{"year":"0","key":"11"},{"key":"12","article-title":"A configurable multiprocessor and dynamic load balancing for parallel LU factorization","author":"wang","year":"2004","journal-title":"Proc 18th Int Parallel Distrib Process Symp"},{"key":"3","article-title":"Implementation of single precision floating point square root on FPGAs","author":"li","year":"1997","journal-title":"5th IEEE Symposium on FPGA-Based Custom Computing Machines"},{"key":"2","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1016\/j.vlsi.2005.10.001","article-title":"Coprocessor design to support MPI primitives in configurable multiprocessors","volume":"40","author":"ziavras","year":"2007","journal-title":"Integration the VLSI Journal"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/WESCON.1995.485289"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674950"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0530-5"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9296-3"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1985.6158929"},{"journal-title":"Reducing Switching Power with Intelligent Clock Gating","year":"2011","author":"rivoallon","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1080\/10637190412331279957"},{"year":"0","author":"al-eryani","key":"8"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567588.pdf?arnumber=6567588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T13:14:22Z","timestamp":1498050862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567588","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}