{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T11:03:04Z","timestamp":1751281384593,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/asap.2013.6567602","type":"proceedings-article","created":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T20:13:23Z","timestamp":1375388003000},"page":"363-369","source":"Crossref","is-referenced-by-count":20,"title":["Implementing high-performance, low-power FPGA-based optical flow accelerators in C"],"prefix":"10.1109","author":[{"given":"Josh","family":"Monson","sequence":"first","affiliation":[]},{"given":"Mike","family":"Wirthlin","sequence":"additional","affiliation":[]},{"given":"Brad L","family":"Hutchings","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2009","author":"graham-smith","journal-title":"Intel Core i7-860 Review","key":"15"},{"year":"2001","author":"bouguet","journal-title":"Pyramidal Implementation of the Affine Lucas Kanade Feature Tracker Description of the Algorithm","key":"13"},{"key":"14","first-page":"674","author":"lucas","year":"1981","journal-title":"An Iterative Image Registration Technique with an Application to Stereo Vision"},{"key":"11","first-page":"274","article-title":"FPGAbased real-time optical-flow system,\" Circuits and Systems for Video Technology","volume":"16","author":"diaz","year":"2006","journal-title":"IEEE Transactions on"},{"key":"12","article-title":"The OpenCV library","author":"bradski","year":"2000","journal-title":"Dr Dobb's Journal of Software Tools"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/1754386.1754387"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1950413.1950423"},{"year":"2012","journal-title":"Vivado Design Suite User Guide High-Level Synthesis (UG902 (v2012 4))","key":"1"},{"key":"10","first-page":"616","article-title":"Robust bioinspired architecture for optical-flow computation,\" Very Large Scale Integration (VLSI) Systems","volume":"18","author":"botella","year":"2010","journal-title":"IEEE Transactions on"},{"year":"2011","author":"ren","journal-title":"RTL Implementation of An Optical Flow Algorithm (Lucas) Using the Catapult C High-Level Synthesis Tool","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/IROS.2012.6385530"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1049\/cp.2010.0497"},{"key":"4","article-title":"Hardware implementation of a real time Lucas and Kanade optical flow","author":"roudel","year":"2009","journal-title":"Conference on Design and Architectures for Signal and Image Processing (DASIP)"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/FPL.2009.5272373"},{"year":"2011","author":"feenstra","journal-title":"A Memory Access and Operator Usage Profiler Framework for HLS Optimization","key":"8"}],"event":{"name":"2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2013,6,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2013,6,7]]}},"container-title":["2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558539\/6567524\/06567602.pdf?arnumber=6567602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T03:30:04Z","timestamp":1490239804000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6567602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asap.2013.6567602","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}