{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:46:46Z","timestamp":1730198806286,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/asap.2014.6868645","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T14:27:59Z","timestamp":1407508079000},"page":"114-120","source":"Crossref","is-referenced-by-count":2,"title":["He-P2012: Architectural heterogeneity exploration on a scalable many-core platform"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Conti","sequence":"first","affiliation":[]},{"given":"Chuck","family":"Pilkington","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"17","author":"paulin","year":"2002","journal-title":"StepNP A System-Level Exploration Platform for Network Processors"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2489068.2489069"},{"journal-title":"Innovation in Mobile Computational Imaging","year":"0","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457213"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2001.990517"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/AVSS.2009.72"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"journal-title":"Customizable Embedded Processors","year":"2007","author":"ienne","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404162"},{"key":"12","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.198"},{"key":"20","first-page":"667","volume":"14","author":"paulin","year":"2006","journal-title":"Parallel Programming Models for A Multiprocessor SoC Platform Applied to Networking and Multimedia"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039381"},{"journal-title":"The HyperCore Architecture White Paper","year":"2010","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.362"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2005.104"},{"key":"27","first-page":"1","article-title":"Machine learning for high-speed corner detection","volume":"2006","author":"rosten","year":"2006","journal-title":"Vision Computer"},{"journal-title":"Silicon hive","year":"0","key":"28"},{"journal-title":"Processor Designer Datasheet","year":"0","key":"29"},{"year":"0","key":"3"},{"journal-title":"Nvidia Fermi Compute Architecture Whitepaper","year":"0","key":"2"},{"journal-title":"Readings in Hardware\/-software Co-design","year":"2002","author":"de micheli","key":"10"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.200"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.97"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"journal-title":"Xtensa Architecture and Performance White Paper","year":"2005","key":"31"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658992"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"}],"event":{"name":"2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2014,6,18]]},"location":"Zurich, Switzerland","end":{"date-parts":[[2014,6,20]]}},"container-title":["2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6857731\/6868606\/06868645.pdf?arnumber=6868645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:17:40Z","timestamp":1490289460000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/asap.2014.6868645","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}