{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:45:33Z","timestamp":1729637133218,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/asap.2014.6868646","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T14:27:59Z","timestamp":1407508079000},"page":"121-130","source":"Crossref","is-referenced-by-count":2,"title":["Function-Level Processor (FLP): Raising efficiency by operating at function granularity for market-oriented MPSoC"],"prefix":"10.1109","author":[{"given":"Hamed","family":"Tabkhi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Bushey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gunar","family":"Schirner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.79"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509601"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433219"},{"key":"14","first-page":"313","article-title":"Bridging the computation gap between programmable processors and hardwired accelerators","author":"kevin","year":"2009","journal-title":"International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"journal-title":"Diamond Standard Processor Core Family Architecture","year":"2007","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155640"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.8"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043234"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488899"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810535"},{"journal-title":"ADSP-BF60x Blackfin Processor Hardware Reference Manual","year":"2012","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723190"},{"key":"1","first-page":"53","volume":"9","year":"2010","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"30","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/2366231.2337164","article-title":"Towards energy-proportional data center memory with mobile dram","author":"malladi","year":"2012","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"7","first-page":"312","article-title":"Efficient data streaming with on-chip accelerators: Opportunities and challenges","author":"rui","year":"2011","journal-title":"International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370872"},{"journal-title":"Get Smart with TI's Embedded Analytics Technology","year":"2012","author":"agarwal","key":"4"},{"journal-title":"General Technical Conference","article-title":"Devonshire Blackfin BF60x SOC and Pipelined Video \/ Vision Processor Architecture","year":"2010","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.16"}],"event":{"name":"2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2014,6,18]]},"location":"Zurich, Switzerland","end":{"date-parts":[[2014,6,20]]}},"container-title":["2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6857731\/6868606\/06868646.pdf?arnumber=6868646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T14:10:07Z","timestamp":1498140607000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/asap.2014.6868646","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}