{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:58:36Z","timestamp":1725609516248},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/asap.2014.6868660","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T18:27:59Z","timestamp":1407522479000},"page":"190-191","source":"Crossref","is-referenced-by-count":4,"title":["Bandwidth compression of multiple numerical data streams for high performance custom computing"],"prefix":"10.1109","author":[{"given":"Tomohiro","family":"Ueno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoru","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"119","article-title":"FPGA-based implementation of compact compressor and decompressor of floating-point data-stream for bandwidth reduction","author":"ueno","year":"2012","journal-title":"Proceedings of the 2012 International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540973"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2006.143"}],"event":{"name":"2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2014,6,18]]},"location":"Zurich, Switzerland","end":{"date-parts":[[2014,6,20]]}},"container-title":["2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6857731\/6868606\/06868660.pdf?arnumber=6868660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:03:40Z","timestamp":1490306620000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/asap.2014.6868660","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}