{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:52:18Z","timestamp":1725731538417},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/asap.2015.7245732","type":"proceedings-article","created":{"date-parts":[[2015,9,11]],"date-time":"2015-09-11T04:34:48Z","timestamp":1441946088000},"page":"181-188","source":"Crossref","is-referenced-by-count":1,"title":["Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths"],"prefix":"10.1109","author":[{"given":"Erkan","family":"Diken","sequence":"first","affiliation":[{"name":"Eindhoven University of Technology, The Netherlands"}]},{"given":"Martin J.","family":"O'Riordan","sequence":"additional","affiliation":[{"name":"Movidius Ltd., 1st Floor, O'Connell Bridge House, D'Olier St, Dublin 2, Ireland"}]},{"given":"Roel","family":"Jordans","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, The Netherlands"}]},{"given":"Lech","family":"Jozwiak","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, The Netherlands"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, The Netherlands"}]},{"given":"David","family":"Moloney","sequence":"additional","affiliation":[{"name":"Movidius Ltd., 1st Floor, O'Connell Bridge House, D'Olier St, Dublin 2, Ireland"}]}],"member":"263","event":{"name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2015,7,27]]},"location":"Toronto, ON, Canada","end":{"date-parts":[[2015,7,29]]}},"container-title":["2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7227129\/7245687\/07245732.pdf?arnumber=7245732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,7]],"date-time":"2024-03-07T19:09:30Z","timestamp":1709838570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7245732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/asap.2015.7245732","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}