{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:01:04Z","timestamp":1725670864285},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/asap.2015.7245734","type":"proceedings-article","created":{"date-parts":[[2015,9,11]],"date-time":"2015-09-11T00:34:48Z","timestamp":1441931688000},"page":"194-201","source":"Crossref","is-referenced-by-count":6,"title":["On-demand fault-tolerant loop processing on massively parallel processor arrays"],"prefix":"10.1109","author":[{"given":"Alexandru","family":"Tanase","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Witterauf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vahid","family":"Lari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.57"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567543"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1831708.1831713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1550987.1550990"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.553273"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"ref7","first-page":"11","article-title":"Transforming algorithms for single-stage and VLSI architectures","author":"kuhn","year":"1980","journal-title":"Proc Workshop Interconnection Networks for Parallel and Distributed Processing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821935"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272317"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"}],"event":{"name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2015,7,27]]},"location":"Toronto, ON, Canada","end":{"date-parts":[[2015,7,29]]}},"container-title":["2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7227129\/7245687\/07245734.pdf?arnumber=7245734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:47:22Z","timestamp":1490388442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7245734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asap.2015.7245734","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}