{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:35:28Z","timestamp":1725770128424},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/asap.2015.7245735","type":"proceedings-article","created":{"date-parts":[[2015,9,11]],"date-time":"2015-09-11T04:34:48Z","timestamp":1441946088000},"page":"202-209","source":"Crossref","is-referenced-by-count":5,"title":["A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications"],"prefix":"10.1109","author":[{"given":"Aniruddha","family":"Shastri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Riccio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541845"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2015.01.058"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600305"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910871"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.258"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629973"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463643"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228803"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.485368"},{"key":"ref27","first-page":"129","article-title":"An area estimation methodology for fpga based designs at systemc-level","author":"brandolese","year":"2004","journal-title":"Design Automation Conference 2004 Proceedings 41st"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1992.641073"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272319"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723154"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/74382.74383","article-title":"scheduling and binding algorithms for high-level synthesis","author":"paulin","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/8\/02\/C02020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205468"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/RELPHY.2006.251221","article-title":"Improving fpga design robustness with partial tmr","author":"pratt","year":"2006","journal-title":"Reliability Physics Symposium Proceedings 2006 44th Annual IEEE International"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2629473"},{"article-title":"Solution of partial differential equations using reconfigurable computing","year":"2010","author":"hu","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.36"}],"event":{"name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2015,7,27]]},"location":"Toronto, ON, Canada","end":{"date-parts":[[2015,7,29]]}},"container-title":["2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7227129\/7245687\/07245735.pdf?arnumber=7245735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T19:17:55Z","timestamp":1498245475000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7245735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/asap.2015.7245735","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}