{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:40:24Z","timestamp":1725475224044},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/asap.2016.7760793","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T21:41:21Z","timestamp":1480628481000},"page":"196-201","source":"Crossref","is-referenced-by-count":0,"title":["Parametrized system level design: Real-time X-Ray image processing case study"],"prefix":"10.1109","author":[{"given":"Tsvetan","family":"Shoshkov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todor","family":"Stefanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bart","family":"Kienhuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023864"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_88"},{"key":"ref14","article-title":"System design using kahn process networks: The compaan\/laura approach","author":"stefanov","year":"2004","journal-title":"Design Automation and Test in Europe Conference (DATE 2004)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380721"},{"key":"ref4","first-page":"112","article-title":"Optimized generation of data-path from c codes for FPGAs","author":"guo","year":"2005","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"journal-title":"Implementing FPGA Design with the OpenCL Standard","year":"2013","key":"ref6"},{"journal-title":"Xilinx - SDAccel Development Environment","year":"2014","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0397-5"},{"key":"ref7","first-page":"179","article-title":"Streamit: A language for streaming applications","author":"thies","year":"2001","journal-title":"InternationalConference on Compiler Construction"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.1"},{"key":"ref9","first-page":"501","article-title":"C to asynchronous dataflow circuits: An end-to-end toolflow","author":"venkataramani","year":"2004","journal-title":"International Workshop on Logic Synthesis (IWLS)"}],"event":{"name":"2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2016,7,6]]},"location":"London, United Kingdom","end":{"date-parts":[[2016,7,8]]}},"container-title":["2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7750935\/7760761\/07760793.pdf?arnumber=7760793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T03:32:45Z","timestamp":1482204765000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7760793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/asap.2016.7760793","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}