{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T11:42:44Z","timestamp":1790163764842,"version":"4.1.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/asap.2016.7760796","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T21:41:21Z","timestamp":1480628481000},"page":"213-218","source":"Crossref","is-referenced-by-count":7,"title":["Bridging the FPGA programmability-portability Gap via automatic OpenCL code generation and tuning"],"prefix":"10.1109","author":[{"given":"Konstantinos","family":"Krommydas","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruchira","family":"Sasanka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wu-chun","family":"Feng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"LabVIEW FPGA Module","year":"0"},{"key":"ref11","article-title":"Matlab HDL Coder","year":"0"},{"key":"ref12","article-title":"SystemVue","year":"0"},{"key":"ref13","article-title":"VisuaISim","year":"0"},{"key":"ref4","article-title":"Bluespec System Verilog: Efficient, Correct RTL from High Level Specifications","author":"nikhil","year":"2004","journal-title":"ACM and IEEE 2nd InternationalConference on Formal Methods and Models for Co-Design (MEMOCODE)"},{"key":"ref3","volume":"31","author":"aggarwal","year":"2007","journal-title":"Data Streams Models and Algorithms"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"ref8","article-title":"Implementing FPGA Design with the OpenCL Standard","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref2","year":"2015","journal-title":"Altera SDK for OpenCL Best Practice Guide"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.95"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"}],"event":{"name":"2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","location":"London, United Kingdom","start":{"date-parts":[[2016,7,6]]},"end":{"date-parts":[[2016,7,8]]}},"container-title":["2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7750935\/7760761\/07760796.pdf?arnumber=7760796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T08:46:34Z","timestamp":1481964394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7760796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asap.2016.7760796","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}