{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T02:06:06Z","timestamp":1770516366391,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/asap.2017.7995253","type":"proceedings-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T20:38:16Z","timestamp":1501533496000},"page":"11-18","source":"Crossref","is-referenced-by-count":60,"title":["Fast and efficient implementation of Convolutional Neural Networks on FPGA"],"prefix":"10.1109","author":[{"given":"Abhinav","family":"Podili","sequence":"first","affiliation":[]},{"given":"Chi","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Viktor","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2014.2339736"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139042918.020"},{"key":"ref12","first-page":"1106","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS 25"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7040967"},{"key":"ref14","year":"0","journal-title":"Intel Inc Xeon+FPGA Platform for the Data Center"},{"key":"ref15","article-title":"Very Efficient Training of Convolutional Neural Networks using Fast Fourier Transform and Overlap-and-Add","volume":"abs 1601 6815","author":"highlander","year":"2016","journal-title":"CoRR"},{"key":"ref16","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model size","volume":"abs 1602 7360","author":"iandola","year":"2016","journal-title":"CoRR"},{"key":"ref17","first-page":"35","article-title":"Frequency Domain Acceleration of Convolutional Neural Networks on CPU-FPGA Shared Memory System","author":"zhang","year":"2016","journal-title":"Proc ACM"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929549"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"Proc ACM FPGA FPGA'15"},{"key":"ref3","article-title":"Going Deeper with Convolutions","volume":"abs 1409 4842","author":"szegedy","year":"2014","journal-title":"CoRR"},{"key":"ref6","article-title":"Fast Algorithms for Convolutional Neural Networks","volume":"abs 1509 9308","author":"lavin","year":"2015","journal-title":"CoRR"},{"key":"ref5","first-page":"26","article-title":"Going Deeper with Embedded FPGA Platform for Convolutional Neural Network","author":"qiu","year":"2016","journal-title":"Proc ACM"},{"key":"ref8","first-page":"16","article-title":"Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks","author":"suda","year":"2016","journal-title":"Proc ACM"},{"key":"ref7","article-title":"Fast Training of Convolutional Networks through FFTs","volume":"abs 1312 5851","author":"mathieu","year":"2013","journal-title":"CoRR"},{"key":"ref2","article-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","volume":"ab s 1409 1556","author":"simonyan","year":"2014","journal-title":"CoRR"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref9","first-page":"1988","article-title":"Deep Learning Face Representation by Joint Identification-Verification","author":"sun","year":"2014","journal-title":"Neural Information Processing Systems"}],"event":{"name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","location":"Seattle, WA, USA","start":{"date-parts":[[2017,7,10]]},"end":{"date-parts":[[2017,7,12]]}},"container-title":["2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7990450\/7995241\/07995253.pdf?arnumber=7995253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T19:15:32Z","timestamp":1750792532000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7995253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2017.7995253","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}