{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:18:08Z","timestamp":1729678688617,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/asap.2017.7995264","type":"proceedings-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T20:38:16Z","timestamp":1501533496000},"page":"91-98","source":"Crossref","is-referenced-by-count":0,"title":["A Staged Memory Resource Management Method for CMP systems"],"prefix":"10.1109","author":[{"given":"Yangguo","family":"Liu","sequence":"first","affiliation":[]},{"given":"Junlin","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858417"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"ref14","first-page":"1","article-title":"Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance","author":"liu","year":"2010","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref17","article-title":"Micron DDR3 SDRAM Part MT41J256M8","author":"micron technology","year":"2008","journal-title":"Agriculture"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736058"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/2678373.2665698","article-title":"Going vertical in memory management: handling multiplicity by multi-policy","volume":"42","author":"liu","year":"2014","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.39"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/1394608.1382128","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","author":"mutlu","year":"2008","journal-title":"Proceedings of the 35th Annual International Symposium on Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"}],"event":{"name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2017,7,10]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2017,7,12]]}},"container-title":["2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7990450\/7995241\/07995264.pdf?arnumber=7995264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T19:46:48Z","timestamp":1692906408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7995264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2017.7995264","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}