{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:13Z","timestamp":1730198833519,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/asap.2017.7995271","type":"proceedings-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T16:38:16Z","timestamp":1501519096000},"page":"143-148","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and evaluation for gather\/scatter operations in Vector-SIMD architectures"],"prefix":"10.1109","author":[{"given":"Hongbing","family":"Tan","sequence":"first","affiliation":[]},{"given":"Sheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Haiyan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jianguo","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"High performance DSP for vision, imaging and neural networks","volume":"28","year":"2016","journal-title":"Hot Chips"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996853"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessy","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362684"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1268401"},{"key":"ref7","first-page":"1828","article-title":"Modeling and predicting performance of high performance computing applications on hardware accelerators","volume":"27","author":"meswani","year":"2011","journal-title":"International Journal of High Performance Computing Applications"},{"journal-title":"Code sequence for vector gather and scatter","year":"2006","author":"dulong","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1420","DOI":"10.1145\/1403375.1403719","article-title":"Memory organization with multi-pattern parallel accesses","author":"vitkovski","year":"2008","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995928"}],"event":{"name":"2017 IEEE 28th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2017,7,10]]},"location":"Seattle, WA","end":{"date-parts":[[2017,7,12]]}},"container-title":["2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7990450\/7995241\/07995271.pdf?arnumber=7995271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T01:07:37Z","timestamp":1587085657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7995271\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asap.2017.7995271","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}