{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:19:15Z","timestamp":1725772755398},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/asap.2017.7995273","type":"proceedings-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T16:38:16Z","timestamp":1501519096000},"page":"155-163","source":"Crossref","is-referenced-by-count":2,"title":["Hardware design and analysis of efficient loop coarsening and border handling for image processing"],"prefix":"10.1109","author":[{"given":"M. Akif","family":"Ozkan","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Reiche","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref10","article-title":"Throughput optimization for high-level synthesis using resource constraints","author":"li","year":"2014","journal-title":"Proceedings of the 4th International Workshop on Polyhedral Compilation Techniques"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16086-3_3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2011.34"},{"key":"ref5","article-title":"Implementing FPGA design with the OpenCL standard","author":"singh","year":"2011","journal-title":"Altera Whitepaper"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2016.7566681"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.127"},{"key":"ref7","first-page":"1581","article-title":"Polyhedron model","author":"feautrier","year":"2011","journal-title":"Encyclopedia of Parallel Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-017-1229-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245730"}],"event":{"name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2017,7,10]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2017,7,12]]}},"container-title":["2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7990450\/7995241\/07995273.pdf?arnumber=7995273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,23]],"date-time":"2017-08-23T19:55:47Z","timestamp":1503518147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7995273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asap.2017.7995273","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}