{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:22:39Z","timestamp":1725560559408},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/asap.2017.7995278","type":"proceedings-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T16:38:16Z","timestamp":1501519096000},"page":"190-194","source":"Crossref","is-referenced-by-count":1,"title":["OpenCL-based design pattern for line rate packet processing"],"prefix":"10.1109","author":[{"given":"Jehandad","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Athanas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Skip","family":"Booth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Marshall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2890955.2890969"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162112"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477944"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.19"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851207"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741969"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2881025.2889480"},{"key":"ref18","first-page":"7","article-title":"The Click2NetFPGA toolchain","author":"rinta-aho","year":"2012","journal-title":"USENIX Annual Technical Conference (USENIX ATC)"},{"journal-title":"Towards Software-defined Silicon Experiences in Compiling Click to NetFPGA","year":"2010","author":"pekka nikander","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"journal-title":"Altera Corporation","year":"2015","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339596"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868650"},{"key":"ref2","first-page":"103","article-title":"Compiling Packet Programs to Reconfigurable Switches","author":"jose","year":"2015","journal-title":"USENIX Symposium on Networked Systems Design and Implementation (NSDI)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2534169.2486011"},{"journal-title":"Xilinix Corporation","year":"0","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.31"}],"event":{"name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2017,7,10]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2017,7,12]]}},"container-title":["2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7990450\/7995241\/07995278.pdf?arnumber=7995278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,23]],"date-time":"2017-08-23T19:42:14Z","timestamp":1503517334000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7995278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/asap.2017.7995278","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}