{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:32:38Z","timestamp":1725507158226},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/asap.2018.8445085","type":"proceedings-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T04:35:47Z","timestamp":1535430947000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Simple Instruction-Set Computer for Area and Energy-Sensitive IoT Edge Devices"],"prefix":"10.1109","author":[{"given":"Kaoru","family":"Saso","sequence":"first","affiliation":[]},{"given":"Yuko","family":"Hara-Azumi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3130318"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217536"},{"key":"ref6","article-title":"Embedded cryptographic hardware: methodologies & architertures","author":"nedjah","year":"2004","journal-title":"Nova Science Pub Inc"},{"key":"ref5","article-title":"The RISC-V instruction set manual, Volume I: base user-level ISA","author":"waterman","year":"2011","journal-title":"Tech Rep UCB\/EECS-2011-62"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419619"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742871"},{"journal-title":"SubRISC","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2018.2820644"}],"event":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2018,7,10]]},"location":"Milan","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8424123\/8445082\/08445085.pdf?arnumber=8445085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:32:02Z","timestamp":1643214722000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asap.2018.8445085","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}