{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:18Z","timestamp":1730198838420,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/asap.2018.8445093","type":"proceedings-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T04:35:47Z","timestamp":1535430947000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["From Tensor Algebra to Hardware Accelerators: Generating Streaming Architectures for Solving Partial Differential Equations"],"prefix":"10.1109","author":[{"given":"Francis P.","family":"Russell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Stanley","family":"Targett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1175\/1520-0493(1988)116<2069:ASISLF>2.0.CO;2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2491491.2491496"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1006\/jsco.2001.0494"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989508"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872415"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577380"},{"journal-title":"MaxgenFD white paper","year":"2012","key":"ref6"},{"key":"ref5","first-page":"9","article-title":"Generation of multigrid-based numerical solvers for FPGA accelerators","author":"schmitt","year":"0","journal-title":"Proceedings of the 2nd International Workshop on High-Performance Stencil Computations (HiStencils)"},{"key":"ref8","article-title":"Towards Scalable and Efficient FPGA Stencil Accelerators","author":"deest","year":"2016","journal-title":"IMPACT'16-6th International Workshop on Polyhedral Compilation Techniques held with HIPEAC'16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"ref2","first-page":"9: 1","article-title":"Unified form language: A domain-specific language for weak formulations of partial differential equations","volume":"40","author":"alrues","year":"2014","journal-title":"ACM Trans Math Softw"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3107953"}],"event":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2018,7,10]]},"location":"Milan","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8424123\/8445082\/08445093.pdf?arnumber=8445093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:24:36Z","timestamp":1643196276000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asap.2018.8445093","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}