{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:38:56Z","timestamp":1725698336825},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/asap.2018.8445100","type":"proceedings-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T04:35:47Z","timestamp":1535430947000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem"],"prefix":"10.1109","author":[{"given":"Antoniette","family":"Mondigo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirovuki","family":"Takizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2684746.2689071","article-title":"Floating-Point DSP Block Architecture for FPGAs","author":"langhammer","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"journal-title":"Understanding Peak Floating-Point Performance Claims","year":"2016","author":"parker","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.70"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2691770"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/65.372658"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927483"}],"event":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2018,7,10]]},"location":"Milan","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8424123\/8445082\/08445100.pdf?arnumber=8445100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T14:52:50Z","timestamp":1643208770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asap.2018.8445100","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}