{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:26Z","timestamp":1730198846762,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/asap.2018.8445108","type":"proceedings-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T04:35:47Z","timestamp":1535430947000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["A Unified Backend for Targeting FPGAs from DSLs"],"prefix":"10.1109","author":[{"given":"Emanuele","family":"Del Sozzo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Riyadh","family":"Baghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saman","family":"Amarasinghe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"174","article-title":"A dataflow IR for memory efficient RIPL compilation to FPGAs","author":"stewart","year":"2016","journal-title":"International Conference on Algorithms and Architectures for Parallel Processing"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1145\/2967938.2967969","article-title":"A DSL compiler for accelerating image processing pipelines on FPGAs","author":"chugh","year":"2016","journal-title":"International Conference on Parallel Architectures and Compilation (PACT) 2016"},{"key":"ref12","first-page":"9","article-title":"Generation of multigrid-based numerical solvers for FPGA accelerators","author":"schmitt","year":"2015","journal-title":"Proceedings of the 2nd International Workshop on High-Performance Stencil Computations (HiStencils)"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/3107953"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCD.2017.75"},{"year":"0","journal-title":"Xilinx Vivado HLS Video Library","key":"ref15"},{"year":"0","journal-title":"Intel HLS compiler","key":"ref16"},{"year":"0","journal-title":"Intel FPGA SDK for OpenCL","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/2491956.2462166"},{"year":"2015","author":"bezati","journal-title":"High-level synthesis of dataflow programs for heterogeneous platforms","key":"ref19"},{"year":"0","journal-title":"AMBA AXI4 interface protocol","key":"ref28"},{"year":"0","journal-title":"The Open MPI Project","key":"ref4"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/1543135.1542496","article-title":"Towards a holistic approach to auto-parallelization: integrating profile-driven parallelism detection and machine-learning based mapping","volume":"44","author":"tournavitis","year":"2009","journal-title":"ACM SIGPLAN Notices"},{"year":"0","journal-title":"Cuda","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/PACT.2015.17","article-title":"Pen-cil: A platform-neutral compute intermediate language for accelerator programming","author":"baghdadi","year":"2015","journal-title":"2015 International Conference on Parallel Architecture and Compilation (PACT) IEEE"},{"year":"0","journal-title":"SDAccel development environment","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2499370.2462176"},{"year":"0","journal-title":"Vivado-HLS","key":"ref8"},{"year":"2018","author":"baghdadi","journal-title":"Tiramisu A code optimization framework for high performance systems","key":"ref7"},{"year":"2017","journal-title":"TOP500 List","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2601097.2601174"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/2024723.2000108","article-title":"Dark silicon and the end of multicore scaling","volume":"39","author":"esmaeilzadeh","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2694344.2694364"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/1375581.1375595"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2435264.2435273"},{"year":"2012","author":"bezanson","journal-title":"Julia A Fast Dynamic Language for Technical Computing","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/161494.161501"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/224170.224337"},{"year":"2011","author":"bergstra","journal-title":"Theano Deep learning on gpus with python","key":"ref25"}],"event":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2018,7,10]]},"location":"Milan","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8424123\/8445082\/08445108.pdf?arnumber=8445108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T15:04:20Z","timestamp":1643209460000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/asap.2018.8445108","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}