{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:22:23Z","timestamp":1763457743703,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/asap.2018.8445126","type":"proceedings-article","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T04:35:47Z","timestamp":1535430947000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Data-flow Aware CNN Accelerator with Hybrid Wireless Interconnection"],"prefix":"10.1109","author":[{"given":"Mitali","family":"Sinha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri Harsha","family":"Gade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wazir","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353649"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/TC.2016.2643668","article-title":"Hywin: Hybrid wireless noc with sandboxed subnetworks for cpu\/gpu architectures","volume":"66","author":"harsha","year":"2017","journal-title":"IEEE Transactions on Computers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3752-6_35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"journal-title":"Truenorth Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip","year":"2015","author":"akopyan","key":"ref5"},{"key":"ref8","article-title":"On-Chip Communication Network for Efficient Training of Deep Convolution Networks on Heterogeneous Manycore systems.","author":"choi","year":"2017","journal-title":"IEEE Transactions on Computers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref2","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"}],"event":{"name":"2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2018,7,10]]},"location":"Milan","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8424123\/8445082\/08445126.pdf?arnumber=8445126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T14:11:15Z","timestamp":1643206275000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8445126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asap.2018.8445126","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}