{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,24]],"date-time":"2026-09-24T20:01:38Z","timestamp":1790280098448,"version":"4.1.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1109\/asap71856.2026.00039","type":"proceedings-article","created":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T19:18:10Z","timestamp":1790191090000},"page":"167-168","source":"Crossref","is-referenced-by-count":0,"title":["Generation of Scalar ASIPs with OpenVADL"],"prefix":"10.1109","author":[{"given":"Linus","family":"Halder","sequence":"first","affiliation":[{"name":"Compilers and Languages Group, Technische Universit\u00e4t Wien","place":["Vienna, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Raschhofer","sequence":"additional","affiliation":[{"name":"Compilers and Languages Group, Technische Universit\u00e4t Wien","place":["Vienna, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Krall","sequence":"additional","affiliation":[{"name":"Compilers and Languages Group, Technische Universit\u00e4t Wien","place":["Vienna, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","author":"Freitag","year":"2025","journal-title":"The Vienna Architecture Description Language"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-032-03281-2_13"},{"key":"ref3","first-page":"6","article-title":"Yosys-a free Verilog synthesis suite","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf","year":"2013"},{"key":"ref4","first-page":"1","article-title":"The OpenROAD project: Unleashing hardware innovation","author":"Kahng","year":"2021","journal-title":"Proc. GOMAC"}],"event":{"name":"2026 IEEE 37th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","location":"London, United Kingdom","start":{"date-parts":[[2026,9,3]]},"end":{"date-parts":[[2026,9,4]]}},"container-title":["2026 IEEE 37th International Conference on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11695610\/11695611\/11695648.pdf?arnumber=11695648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,9,24]],"date-time":"2026-09-24T19:26:05Z","timestamp":1790277965000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11695648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/asap71856.2026.00039","relation":{},"subject":[],"published":{"date-parts":[[2026,9]]}}}