{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T16:58:29Z","timestamp":1725382709988},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/asianhost.2018.8607170","type":"proceedings-article","created":{"date-parts":[[2019,1,10]],"date-time":"2019-01-10T18:30:36Z","timestamp":1547145036000},"page":"109-114","source":"Crossref","is-referenced-by-count":6,"title":["Empirical Word-Level Analysis of Arithmetic Module Architectures for Hardware Trojan Susceptibility"],"prefix":"10.1109","author":[{"given":"Sheikh Ariful","family":"Islam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Love Kumar","family":"Sah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Opencores","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082769"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HASE.2008.37"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656077"},{"journal-title":"Digital Signal Processing","year":"2006","author":"proakis","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705205"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCN.1995.527368"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842799"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"2007","author":"parhi","key":"ref19"},{"key":"ref4","first-page":"577","article-title":"Improved test pattern generation for hardware trojan detection using genetic algorithm and boolean satisfiability","author":"saha","year":"2015","journal-title":"CHES 2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978396"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CADGRAPHICS.2015.41"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.644033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.892863"},{"key":"ref2","first-page":"396","article-title":"MERO: A Statistical Approach for Hardware Trojan Detection","author":"chakraborty","year":"2009","journal-title":"CHES 2009"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559059"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"728","DOI":"10.1145\/196244.196628","article-title":"statistical estimation of the switching activity in digital circuitsy","author":"xakellis","year":"1994","journal-title":"31st Design Automation Conference"},{"journal-title":"VCS of Synopsys","year":"0","key":"ref20"}],"event":{"name":"2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","start":{"date-parts":[[2018,12,17]]},"location":"Hong Kong","end":{"date-parts":[[2018,12,18]]}},"container-title":["2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8596738\/8607158\/08607170.pdf?arnumber=8607170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T16:53:45Z","timestamp":1643129625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8607170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/asianhost.2018.8607170","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}