{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T16:01:36Z","timestamp":1774454496963,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/asianhost47458.2019.9006690","type":"proceedings-article","created":{"date-parts":[[2020,2,25]],"date-time":"2020-02-25T05:07:41Z","timestamp":1582607261000},"page":"1-7","source":"Crossref","is-referenced-by-count":10,"title":["Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells"],"prefix":"10.1109","author":[{"given":"Kwen-Siong","family":"Chong","sequence":"first","affiliation":[]},{"given":"Aparna","family":"Shreedhar","sequence":"additional","affiliation":[]},{"given":"Ne Kyaw Zwa","family":"Lwin","sequence":"additional","affiliation":[]},{"given":"Nay Aung","family":"Kyaw","sequence":"additional","affiliation":[]},{"given":"Weng-Geng","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[]},{"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"ref11","article-title":"High Efficiency Power SCA Immunity using Noise Injection in Attenuated Signature Domain","author":"das","year":"2017","journal-title":"Proceedings of IEEE HOST"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357254"},{"key":"ref13","first-page":"403","article-title":"A clock-less low-voltage AES crypto-processor","author":"bouesse","year":"2005","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1807","DOI":"10.29292\/jics.v1i1.249","article-title":"Asynchronous AES Crypto-processor Including Secured and Optimized Blocks","volume":"1","author":"bouesse","year":"2004","journal-title":"Journal of Integrated Circuits and Systems"},{"key":"ref15","first-page":"1","article-title":"FPGA-based measurement and evaluation of PAA resistant asynchronous S-Box","author":"wu","year":"0","journal-title":"IEEE I2MTC"},{"key":"ref16","first-page":"297","article-title":"Counteracting differential power analysis: Hiding from circuit cells","author":"chong","year":"2015","journal-title":"Proc IEEE EDSSC"},{"key":"ref17","first-page":"471","article-title":"SCA mitigation using dual-spacer Dual-rail Delay-insensitive Logic (D3L)","author":"cilio","year":"2010","journal-title":"Proc Southeastcon"},{"key":"ref18","first-page":"1","article-title":"DPA-resistant QDI dual-rail AES S-box based on power-balanced WCHB","author":"lim","year":"2017","journal-title":"Proc IEEE ISCAS"},{"key":"ref19","article-title":"FPGA - based evaluation of power analysis attacks and its countermeasures on Async S-Box","author":"gokulashree","year":"2014","journal-title":"Proc ICECS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951835"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2869344"},{"key":"ref6","author":"chang","year":"2016","journal-title":"Method Of Generating A Pulse Width Modulation (PWM) Signal For An Analog Amplifier and A Related PWM"},{"key":"ref5","first-page":"367","article-title":"A Highly Efficient SCA with Profiling through Relevance-Learning on PLI","volume":"16","author":"pammu","year":"2019","journal-title":"IEEE TDSC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383906"},{"key":"ref1","article-title":"National Institute of Standards and Technology","year":"2001","journal-title":"Advanced Encryption Standard (AES) FIPS Pub 197"},{"key":"ref9","first-page":"354","article-title":"Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment","author":"tiri","year":"2005","journal-title":"Proc CHES"},{"key":"ref20","article-title":"A Secure Reconfigurable Crypto IC with Countermeasures against SPA, DPA, and EMA","volume":"34","author":"shan","year":"2015","journal-title":"IEEE TCAD"},{"key":"ref22","first-page":"402","article-title":"Sense-Amplifier Half-Buffer (SAHB): A low power high-performance async QDI cell template","volume":"25","author":"chong","year":"2017","journal-title":"IEEE TVLSI"},{"key":"ref21","article-title":"Side channel attack resistant architecture for elliptic curve cryptography","author":"zode","year":"2017","journal-title":"Proc ISVLSI"}],"event":{"name":"2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)","location":"Xi'an, China","start":{"date-parts":[[2019,12,16]]},"end":{"date-parts":[[2019,12,17]]}},"container-title":["2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8976189\/9006656\/09006690.pdf?arnumber=9006690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:53:26Z","timestamp":1658094806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9006690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/asianhost47458.2019.9006690","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}