{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:39Z","timestamp":1730198859811,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157122","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T20:44:14Z","timestamp":1330461854000},"page":"59-63","source":"Crossref","is-referenced-by-count":0,"title":["Research on design of a reconfigurable parallel structure targeted at LFSR"],"prefix":"10.1109","author":[{"family":"Wei Li","sequence":"first","affiliation":[]},{"family":"Xuan Yang","sequence":"additional","affiliation":[]},{"family":"Zibin Dai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"991","article-title":"A Reconfigurable LFSR for the Bluetooth System","author":"kitsos","year":"2009","journal-title":"IEEE Transactions on Computers"},{"key":"2","first-page":"747","article-title":"Parallel Processing in a Restructurable Computer System","author":"string","year":"2007","journal-title":"IEEE Trans on Electronic Computers"},{"year":"2001","author":"biham","journal-title":"Differential Cryptanalysis of Encryption Standard","key":"1"},{"key":"6","first-page":"1053","article-title":"Realization of parallel and multbit parallel shift register generators","volume":"45","author":"kim","year":"2009","journal-title":"IEEE Transactions on Communication"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/82.502318"},{"year":"2009","author":"qu","journal-title":"The Research and Design of the Reconfigurable Logic for Cryptography","key":"4"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157122.pdf?arnumber=6157122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:02:23Z","timestamp":1490108543000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157122","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}