{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:28:13Z","timestamp":1725557293613},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157146","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"159-162","source":"Crossref","is-referenced-by-count":0,"title":["Design and verification of an application-specific PLD using VHDL and SystemVerilog"],"prefix":"10.1109","author":[{"given":"Jae-Jin","family":"Lee","sequence":"first","affiliation":[]},{"family":"Young-Jin Oh","sequence":"additional","affiliation":[]},{"given":"Gi-Yong","family":"Song","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119873"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.241423"},{"journal-title":"SystemVerilog 3 1a Language Reference Manual Accellera's Extensions to Verilog","year":"2004","key":"10"},{"journal-title":"VLSI Array Processors","year":"1988","author":"kung","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1425"},{"key":"6","article-title":"Generic ASIC architecture for high-performance integer arithmetic realization","author":"smith","year":"0","journal-title":"Proc of IEEE Int Conf Computer Design October (1989)"},{"journal-title":"Serial Data Computation","year":"1988","author":"smith","key":"5"},{"key":"4","first-page":"4","article-title":"Prospects for VLSI Technologies in MVL","author":"smith","year":"2002","journal-title":"Booklet ULSI'02"},{"journal-title":"Hardware verification with SystemVerilog An object-oriented framework","year":"2007","author":"mintz","key":"9"},{"journal-title":"SystemVerilog for Verification (2nd Edition) A Guide to Learning the Testbench Language Features","year":"2008","author":"spear","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.989"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157146.pdf?arnumber=6157146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:17:17Z","timestamp":1490095037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157146","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}