{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:31:44Z","timestamp":1725471104037},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157184","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"311-314","source":"Crossref","is-referenced-by-count":0,"title":["Design of a single-ended cell based 65nm 32×32b 4R2W register file"],"prefix":"10.1109","author":[{"family":"Baoyu Xiong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xingxing Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jun Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiyi Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoyang Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"316","article-title":"A 200mV to 1.2V, 4.4MHz to 6.3GHz, 48x42b 1R\/1W programmable register file in 65nm CMOS","author":"agarwal","year":"2007","journal-title":"ESSCIRC Dig Tech Papers"},{"key":"2","first-page":"256","article-title":"A 4R2W Register File for a 2.3GHz Wire-Speed POWERTM Processor with Double-Pumped Write Operation","author":"s","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.997856"},{"key":"5","first-page":"55","article-title":"Which is the best Dual-port SRAM in 45-nm Process Technology? -8T,10T Single End,and 10T Differential","author":"noguchi","year":"2008","journal-title":"Integrated Circuit Design and Technology and Tutorial"},{"key":"4","first-page":"16","article-title":"The static noise margin of SRAM cells","author":"list","year":"1986","journal-title":"ESSCIRC Dig Tech Papers"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157184.pdf?arnumber=6157184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:51:22Z","timestamp":1490093482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157184\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157184","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}