{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:08:17Z","timestamp":1729674497908,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157188","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T20:44:14Z","timestamp":1330461854000},"page":"329-332","source":"Crossref","is-referenced-by-count":1,"title":["RRA-based multi-objective optimization to mitigate the worst cases of placement"],"prefix":"10.1109","author":[{"given":"Yiqiang","family":"Sheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Takahashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuichi","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119836"},{"key":"13","first-page":"61","article-title":"An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees","author":"zhuang","year":"2002","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"14","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1109\/TCAD.2003.809651","article-title":"Twin binary sequences: A nonredundant representation for general nonslicing floorplan","author":"young","year":"2003","journal-title":"IEEE Transactions on CAD"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896442"},{"key":"12","first-page":"521","article-title":"FAST-SP: A fast algorithm for block placement based on sequence pair","author":"tang","year":"2001","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IITA.2009.228"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ACT.2009.30"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.8"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569870"},{"key":"6","first-page":"874","article-title":"An orthogonal simulated annealing algorithm for large floorplanning problems","author":"ho","year":"2004","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"5","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1049\/ip-cds:20050134","article-title":"packing-based vlsi module placement using genetic algorithm with sequence-pair representation","volume":"153","author":"drakidis","year":"2006","journal-title":"IEE Proceedings Circuits Devices and Systems[see also IEE Proceedings G- Circuits Devices and Systems]"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2006.883268"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781324"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157188.pdf?arnumber=6157188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T14:57:13Z","timestamp":1497970633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157188","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}