{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:02:54Z","timestamp":1725462174238},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157195","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"357-360","source":"Crossref","is-referenced-by-count":0,"title":["Incremental layout optimization for NoC designs based on MILP formulation"],"prefix":"10.1109","author":[{"family":"Jia Liu","sequence":"first","affiliation":[]},{"family":"Yuchun Ma","sequence":"additional","affiliation":[]},{"family":"Ning Xu","sequence":"additional","affiliation":[]},{"family":"Yu Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.138"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300067"},{"year":"0","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.2979"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123255"},{"key":"16","article-title":"Orion: A power-performance simulator for interconnection networks","author":"wang","year":"0","journal-title":"Proceedings 35th Annual IEEE\/ACM International Symposium (2002)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013273"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966758"},{"key":"12","article-title":"Floorplanning and Topology Generation for Application-Specific Network-on-Chip","author":"yu","year":"0","journal-title":"Proc ASPDAC (2010)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"year":"0","key":"3"},{"key":"20","article-title":"65 nm NoC design: Opportunities and challenges","author":"pullini","year":"0","journal-title":"Proc 1st Int Symp Networks-on-Chips (2007)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594673"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"journal-title":"LEF\/DEF Exchange Format","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195549"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347957"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2006.871762","article-title":"Linear programming based techniques for synthesis of network-on-chip architectures","author":"srinivasan","year":"2006","journal-title":"IEEE Transactions on VLSI Syst"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157195.pdf?arnumber=6157195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:57:14Z","timestamp":1497956234000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157195","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}