{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:27:29Z","timestamp":1725388049654},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157197","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"365-368","source":"Crossref","is-referenced-by-count":0,"title":["Debugging methodology and timing analysis in CDC solution"],"prefix":"10.1109","author":[{"given":"Akitoshi","family":"Matsuda","sequence":"first","affiliation":[]},{"family":"Jin Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"2","article-title":"Tackling multiple clocks in SoCs","author":"churiwala","year":"2004","journal-title":"EE Times"},{"key":"1","article-title":"Caution: Clock Crossing: A prescription for uncontaminated data across clock domains","author":"parker","year":"2004","journal-title":"Chip Design Magazine"},{"key":"7","article-title":"Formally verifying clock domain crossing jitter using assertion-based verification","author":"ly","year":"0","journal-title":"Design & Verification Conference (2004)"},{"key":"6","first-page":"359","article-title":"Formal Verification of Syncronizers","author":"kapshitz","year":"2005","journal-title":"Proceedings CHARME"},{"key":"5","article-title":"Verifying Synchronization in Multi-Clock Domain SoC","author":"kapschitz","year":"0","journal-title":"Design & Verification Conference (2004)"},{"key":"4","article-title":"Solving the toughest problems in CDC analysis","author":"sarwary","year":"2006","journal-title":"EE Times"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157197.pdf?arnumber=6157197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:58:38Z","timestamp":1490093918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157197","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}