{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T06:08:51Z","timestamp":1773382131391,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157203","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T20:44:14Z","timestamp":1330461854000},"page":"389-392","source":"Crossref","is-referenced-by-count":14,"title":["An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture"],"prefix":"10.1109","author":[{"given":"Liulin","family":"Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiayi","family":"Sheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming'e","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090629"},{"key":"2","article-title":"Multi-objective mapping for mesh-based NoC architectures","author":"ascia","year":"2004","journal-title":"CODES-ISSS'04"},{"key":"1","first-page":"25","author":"chen","year":"2009","journal-title":"Task Partitioning and Mapping Algorithms for Multi-core Packet Processing Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341445"},{"key":"6","first-page":"562","article-title":"Assessing fat-tree topologies for regular network on chip design under nanoscale technology constraints","author":"ludovici","year":"2009","journal-title":"DATE"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.5"},{"key":"4","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Trans CAD of Integrated Circuits and Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.001"},{"key":"8","first-page":"877","article-title":"A binary tree architecture for application specific network on chip (ASNOC) design","volume":"2","author":"jeang","year":"2004","journal-title":"Circuits and Systems"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","location":"Xiamen, China","start":{"date-parts":[[2011,10,25]]},"end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157203.pdf?arnumber=6157203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T14:57:16Z","timestamp":1497970636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157203","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}