{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:07:54Z","timestamp":1729660074488,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157277","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T20:44:14Z","timestamp":1330461854000},"page":"602-605","source":"Crossref","is-referenced-by-count":0,"title":["A 0.8ps minimum-resolution sub-exponent TDC for ADPLL in 0.13&amp;#x00B5;m CMOS"],"prefix":"10.1109","author":[{"family":"Xiaolu Liu","sequence":"first","affiliation":[]},{"family":"Na Yan","sequence":"additional","affiliation":[]},{"family":"Xi Tan","sequence":"additional","affiliation":[]},{"family":"Hao Min","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"A 1 GHz ADPLL with a 1.25ps M inimum-Resolution Sub-Exponent TDC in 0.18 um CMOS","volume":"45","author":"lee","year":"2010","journal-title":"JSSC"},{"key":"2","article-title":"A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue","volume":"43","author":"lee","year":"2008","journal-title":"JSSC"},{"key":"1","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1.3V 20ps time-to-digital converters for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"4","first-page":"232","article-title":"A 12-bit vernier ring time-to-digital converter in 1.13 ?m CMOS technology","author":"yu","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157277.pdf?arnumber=6157277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T14:57:12Z","timestamp":1497970632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157277","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}