{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:01Z","timestamp":1730198881128,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157295","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"673-678","source":"Crossref","is-referenced-by-count":1,"title":["High efficiency and low power multi-rate LDPC decoder design for CMMB"],"prefix":"10.1109","author":[{"family":"Jiang xiaobo","sequence":"first","affiliation":[]},{"family":"li hongyuan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Design and Implementation of LDPC Encoder Decoder for CMMB-STiMi","year":"2008","author":"ding","key":"13"},{"key":"14","first-page":"1","article-title":"Multi-rate LDPC Decoder Implementation for CMMB","author":"jiang","year":"0","journal-title":"ISPAS 2010 International Symposium Dec 2010"},{"key":"11","first-page":"130","article-title":"Low cost LDPC decoderfor DVB-S2 Proceedings ofthe Design","author":"dielissen","year":"0","journal-title":"Automation and Test in Europe Conference and Exhibition (DATE06) March 2006"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5505946"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864133"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903409"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049697"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2006.364808"},{"key":"7","first-page":"22","article-title":"A 47 Gb\/s LDPC decoder with improved low error rate performance","author":"zhang","year":"0","journal-title":"VLSI Symposium June 2009"},{"key":"6","first-page":"672","article-title":"An 8.29 mm2 52 mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 CMOS process","volume":"43","author":"shih","year":"2008","journal-title":"JSSC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916610"},{"key":"4","first-page":"3697","article-title":"Sliced message passing: High throughput overlapped decoding of high-rate low density parity-check codes","volume":"55","author":"liu","year":"2008","journal-title":"TCAS"},{"key":"9","first-page":"483","article-title":"A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes 2007","author":"wang","year":"2007","journal-title":"IEEE Transactions"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.34"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157295.pdf?arnumber=6157295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:15:21Z","timestamp":1490091321000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157295","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}