{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T00:06:31Z","timestamp":1756339591453,"version":"3.44.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157300","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"694-697","source":"Crossref","is-referenced-by-count":0,"title":["System level performance evaluation of three-dimensional integrated circuit"],"prefix":"10.1109","author":[{"given":"Libo","family":"Qian","sequence":"first","affiliation":[{"name":"Microelectronics Institute, Xidian University, Xi'an 710071, China"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Microelectronics Institute, Xidian University, Xi'an 710071, China"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"Microelectronics Institute, Xidian University, Xi'an 710071, China"}]}],"member":"263","reference":[{"key":"3","first-page":"58","volume":"45","author":"davis","year":"1998","journal-title":"IEEE Trans Electron Devices"},{"key":"2","doi-asserted-by":"crossref","first-page":"922","DOI":"10.1109\/92.974905","volume":"9","author":"joyner","year":"2001","journal-title":"IEEE Trans VLSI System"},{"key":"1","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/JPROC.2008.2007473","volume":"97","author":"pavlidis","year":"2009","journal-title":"Proceeding of the IEEE"},{"key":"6","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/TCAPT.2009.2020916","volume":"33","author":"jain","year":"2010","journal-title":"IEEE Trans Comp and Packing Tech"},{"key":"5","doi-asserted-by":"crossref","first-page":"4837","DOI":"10.7498\/aps.59.4837","volume":"59","author":"zhu","year":"2010","journal-title":"Acta Phys Sin"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.974903"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157300.pdf?arnumber=6157300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:27:58Z","timestamp":1756319278000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6157300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157300","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}