{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:06Z","timestamp":1730198886240,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/asicon.2011.6157315","type":"proceedings-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T15:44:14Z","timestamp":1330443854000},"page":"755-759","source":"Crossref","is-referenced-by-count":1,"title":["Design of a reconfigurable network interface processor"],"prefix":"10.1109","author":[{"family":"Lei Zhang","sequence":"first","affiliation":[]},{"family":"Tao Li","sequence":"additional","affiliation":[]},{"family":"Zhentao Li","sequence":"additional","affiliation":[]},{"family":"Lin Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Common Switch Interface CSIX2L1 Reference Design Revision 1 2 Specification[EB\/OL]","year":"0","key":"3"},{"key":"2","first-page":"486","article-title":"Sealable Electronic Packet Switehes","volume":"zi","author":"chi","year":"2003","journal-title":"IEEE Journal on Selected Areas of Connnunications"},{"journal-title":"Common Switch Interface Specification - L1 Version 1 0","year":"0","key":"1"},{"journal-title":"SPI 4 2 Implementation with FPGA Journal","year":"2005","author":"liu","key":"6"},{"journal-title":"System Physical Interface Level 4 (SPI-4) Phase 1 OC-192 System Interface for Interconnection between Physical and Link Layer","year":"0","key":"5"},{"journal-title":"Telecommunications and Information Exchange between Systems Local and Metropolitan Area Networks Specific Requirements","year":"0","key":"4"}],"event":{"name":"2011 IEEE 9th International Conference on ASIC (ASICON 2011)","start":{"date-parts":[[2011,10,25]]},"location":"Xiamen, China","end":{"date-parts":[[2011,10,28]]}},"container-title":["2011 9th IEEE International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6153219\/6157041\/06157315.pdf?arnumber=6157315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:02:13Z","timestamp":1490094133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6157315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon.2011.6157315","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}