{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:35:39Z","timestamp":1725392139254},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811826","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors"],"prefix":"10.1109","author":[{"given":"Shota","family":"Matsuno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masashi","family":"Tawada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594783"},{"key":"2","first-page":"256","article-title":"A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile PCs in 45nm Hi-k metal gate CMOS","author":"gerosa","year":"2008","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"2009","author":"muralimanohar","key":"6"},{"key":"5","first-page":"250","article-title":"Evaluation of two-level cache with Non-Volatile Memory for embedded processors","author":"matsuno","year":"2013","journal-title":"Proc of the 28th International Technical Conference on Circuits\/Systems Computers and Communications (ITC-CSCC)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783622"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811826.pdf?arnumber=6811826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:09:12Z","timestamp":1490285352000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811826\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811826","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}