{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,14]],"date-time":"2025-11-14T10:33:14Z","timestamp":1763116394460},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811838","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:33Z","timestamp":1400262693000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A hybrid router combining circuit switching and packet switching with virtual channels for on-chip networks"],"prefix":"10.1109","author":[{"family":"Jie Lin","sequence":"first","affiliation":[]},{"family":"Wei Zhou","sequence":"additional","affiliation":[]},{"family":"Zhiyi Yu","sequence":"additional","affiliation":[]},{"family":"Xiaoyang Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"56","article-title":"A 65nm 39GOPS\/W 24-core processor with 11Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"2013","journal-title":"IEEE Dig Tech Papers Int Solid-State Circ Conf (ISSCC)"},{"key":"2","article-title":"NIRGAM: A simulator for NoC interconnect routing and application modeling","author":"jain","year":"2007","journal-title":"Design Automation and Test in Europe Conference"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/NORCHIP.2010.5669434"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/71.127260"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/71.334899"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICSICT.2012.6467882"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISVLSI.2006.13"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811838.pdf?arnumber=6811838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:56:09Z","timestamp":1490270169000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811838","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}