{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T17:22:56Z","timestamp":1746292976239},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811849","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:33Z","timestamp":1400262693000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder"],"prefix":"10.1109","author":[{"family":"Cong Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiwei Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tianlong Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yibo Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoyang Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"An efficient pipeline execution of H.264\/AVC intra 4\ufffd4 frame design","author":"smaoui","year":"2010","journal-title":"Systems Signals and Devices (SSD)"},{"year":"0","key":"2"},{"key":"1","article-title":"High Efficiency Video Coding (HEVC) text specification draft 10","author":"bross","year":"2013","journal-title":"JCTVC-L1003"},{"key":"7","article-title":"An efficient vlsi architecture for 4x4 intra prediction in the high efficiency video coding (HEVC) standard","author":"li","year":"2011","journal-title":"Image Processing (ICIP)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221525"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2012.6466830"},{"key":"4","article-title":"A 16-pixel parallel architecture with block-level\/ mode-level co-reordering approach for intra prediction in 4KX2K H.264\/AVC video encoder","author":"ren","year":"2012","journal-title":"Design Automation Conference (ASP-DAC)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339161"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811849.pdf?arnumber=6811849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:56:03Z","timestamp":1490270163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811849","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}