{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:37:54Z","timestamp":1767339474408},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811904","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Analog routing considering min-area constraint"],"prefix":"10.1109","author":[{"family":"Weijie Chen","sequence":"first","affiliation":[]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.980255"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410838"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274564"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337505"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994950"},{"key":"11","first-page":"618","article-title":"Analog placement and global routing considering wiring symmetry","author":"yang","year":"2010","journal-title":"Proc of ISQED"},{"key":"12","first-page":"465","article-title":"analog placement based on novel symmetry-island formulation","author":"po-hung lin","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.2174\/97816080509561120101"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176575"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514952"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045116"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043824"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.209992"},{"key":"5","first-page":"467","article-title":"ALI: A procedural language to describe VLSI layouts","author":"lipton","year":"1982","journal-title":"Proceedings of the 19th Design Automation Conference"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36329-0","author":"fakhfakh","year":"2013","journal-title":"Analog\/RF and Mixed-Signal Circuit Systematic Design"},{"key":"9","first-page":"367","article-title":"SIAR: Splitting-graph-based interactive analog router","author":"yang","year":"2011","journal-title":"Proc ACM Great Lakes Symposium on VLSI"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043354"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811904.pdf?arnumber=6811904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:21:43Z","timestamp":1498137703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811904","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}